

Unbalanced Three-phase Flying-capacitor Converter for Current Ripple Reduction

Keisuke Kusaka

Dept. of Electrical, Electronics and Information Engineering
Nagaoka University of Technology
Nagaoka, Niigata, Japan
kusaka@vos.nagaokaut.ac.jp

Shinjiro Shimura

Dept. of Electrical, Electronics and Information Engineering
Nagaoka University of Technology
Nagaoka, Niigata, Japan
s235025@stn.nagaokaut.ac.jp

Abstract—This paper proposes a changing method for the ratio of a flying-capacitor voltage in a three-phase flying-capacitor converter (FCC), which increases output voltage levels without modifying the circuit configuration of the three-level FCC. A space vector modulation (SVM) scheme provides the degree of freedom to control the flying capacitor voltage, reducing the harmonic components of the output voltage and current at the switching frequency. Experiments with a 7-kW prototype confirm the output current ripple reduction based on the proposed SVM scheme. The reduction of the switching ripple components were confirmed from the FFT analysis results of the waveforms, and the sideband waves of the switching ripple components were reduced by 18% compared to the conventional SVM scheme. Besides, the power losses of the switching devices were analyzed to evaluate the power losses distribution. The results show that the unbalanced FC voltage does not significantly affect the device's thermal state.

Keywords—Flying capacitor, Space vector modulation, device loss

I. INTRODUCTION

Multilevel converters have been applied in motor drive systems to meet the demand for higher power density [1]. These converters reduce harmonic components of output current and achieve higher breakdown voltage by increasing the number of output voltage levels compared to two-level inverters. The topologies of multilevel converters include neutral point clamped (NPC), cascaded H-bridge, flying-capacitor (FC), T-type, and modular multilevel converter (MMC) [2-6]. The flying-capacitor converter (FCC) topology provides advantages over others in terms of high power density, as it does not require additional DC supply or clamping diodes.

In recent years, various methods have been proposed to maintain balanced FC voltage in multilevel FCC. Among them, the carrier phase shift pulse width modulation (CS-PWM) scheme is widely used due to its simplicity as FC voltage is naturally balanced in the ideal FCC. However, an additional control loop is sometimes required due to FC voltage imbalance caused by factors such as individual device differences in the circuit when applying the CS-PWM method [7]. Moreover, it is not an optimal scheme for output current ripple reduction [8]. On the other hand, the space vector modulation (SVM) scheme allows flexible and effective use of switching states [9]. The SVM scheme in multilevel FCC

reduces output voltage harmonics and maintains the FC voltage balance at the same time [10].

This paper proposes an SVM scheme for changing the ratio of FC voltage to achieve further output current ripple reduction. This SVM scheme increases the voltage levels from three to four without modifying the circuit configuration of the three-level FCC, and the FC voltage is not limited to 1/2 or 1/3 of the DC voltage. As a result, a space vector diagram with increased the number of voltage vectors is represented, through which, a better reduction in output current ripple compared to the conventional method can be realized. The proposed SVM scheme does not balance the FC voltage at 50% of DC voltage as usual. Instead, three closest voltage vectors that manage the FC voltage will be selected, resulting in the desired current ripple suppression. The proposed SVM scheme was investigated and verified through experiments with a 7-kW prototype. The losses of switching devices in the converter due to changing the ratio of FC voltage is analyzed, and evaluated for differences in losses that occur in the devices.

II. BASIC OF THREE-LEVEL FCC

A. Three-level FCC topology

The circuit configuration in Fig. 1 is the three-level, three-phase FCC. Each leg consists of four switching devices (S_{x1} , S_{x2} , S_{x3} , S_{x4}) and one flying capacitor C_x (C_u , C_v , C_w). S_{x1} and S_{x4} , S_{x2} and S_{x3} in a leg operate complementary to each other. Three-level FCC maintains the FC voltage at 50% of the DC




Fig. 1. Three-phase, three-level FCC topology.

voltage to achieve three-level. The output voltage is generated by the combination of the DC voltage V_{dc} and the FC voltage V_{fc} , which results in a staircase waveform due to the difference between the two voltage values. The three-level FCC in Fig. 1 allows three-level output with V_{dc} and V_{fc} .

Table 1 shows the relationship between switching states and output voltage for one phase of the three-phase three-level FCC. When FC voltage is balanced at 50% of DC voltage, switching states 1 and 2 output the same voltage. Fig. 2 shows the circuit operation modes: (a) both upper switches (S_{x1} and S_{x2}) are turned off, producing zero-phase voltage; (b) and (c) show one of the upper switches turned on, resulting in a phase voltage of $V_{dc}/2$; (d) both upper switches are turned on, resulting in a phase voltage of V_{dc} .

B. Capacitor Voltage Balancing

The balancing of the FC voltage is most important to maintain the three-level output voltage with low harmonics. The carrier phase shift modulation (CS-PWM) and space

TABLE I. SWITCHING STATE AND PHASE VOLTAGE

State	$S(S_{x1}, S_{x2}, S_{x3}, S_{x4})$	V_x
0	$S(0, 0, 1, 1)$	0
1	$S(0, 1, 0, 1)$	$V_{dc}/2$
2	$S(1, 0, 1, 0)$	$V_{dc}/2$
3	$S(1, 1, 0, 0)$	V_{dc}




Fig. 2. Operation modes of three-level FCC. (a) state 0, (b) State 1, (c) state2, (d) State 3.

vector modulation (SVM) schemes are widely known as modulation methods for maintaining balanced FC voltage.

Fig. 3 shows the u-phase modulation wave and carrier waves of the CS-PWM scheme applied to the three-level FCC. In the CS-PWM scheme for the FCC, $(n - 1)$ carrier waves are required to output n-level voltage. Thus, two carrier waves (C1 and C2) are used in three-level FCC, which compared with the modulation wave (M) to generate switching pulses. The generated switching pulses equalize the FC charge and discharge times and maintain a constant FC voltage. As a result, the CS-PWM scheme has features of self-balancing. However, this modulation scheme leads to poor voltage balancing by differences in device characteristics and impedance in the circuit. Thus, an additional control loop is needed, as discussed in [7].

Another modulation scheme to balance the FC voltage is the SVM scheme. In this modulation scheme of three-level FCC, 64 switching states are described as voltage vectors on the α - β coordinate in Fig. 4. Fig. 4 shows a space vector diagram consisting of 6 sectors and 24 triangles formed by 64 voltage vectors. The voltage reference V_{ref} in Fig. 4 is on the by α - β coordinate by the v_{α}^* and v_{β}^* .

$$V_{ref} = (v_{\alpha}^*, v_{\beta}^*) \dots \dots \dots (1)$$




Fig. 3. U-phase voltage reference and carrier waveform applying CS-PWM of three-level FCC.




Fig. 4. Space vector diagram of three-level FCC.

V_{ref} is on one of the 24 triangles in Fig. 4. V_0 , V_1 and V_2 on triangle with V_{ref} are selected, and the duty ratio is calculated. The expressions for calculating the duty ratio of these voltage vectors are not given in this paper for brevity. V_0 has six voltage vectors and V_1 has two voltage vectors. These are called redundant vectors, and the optimal voltage vectors must be selected by defining a cost function for the purpose. In [9], the method was proposed to reduce the computational cost of the SVM scheme. In [11], the SVM method was proposed to reduce the voltage ripple of FC in terms of improving the FC lifespan.

III. UNBALANCE OPERATION OF FC VOLTAGE

This section describes the proposed SVM scheme for changing the FC voltage ratio. The FC voltage ratio is freely changeable during operation by using this modulation scheme. For example, Fig. 5 shows the space vector diagram when the FC voltage is managed at 40% of the DC voltage. Voltage vectors are placed on the four hexagons and origin. It means that the voltage vectors do not form equilateral triangles, which differs from the balanced space vector diagram. This placement of vectors makes a relationship between the switching state and output voltage, as shown in Table 2, which allows for an increase in output voltage level. However, the conventional SVM scheme does not keep the FC voltage at desired value because of the decrease in the number of redundant voltage vectors. In this proposed SVM scheme, the optimal voltage vectors selection is performed to achieve the following two indices.

- 1) Maintaining FC voltage at desired value.
- 2) Minimizing output voltage and current ripple.

Three voltage vectors are selected to achieve the above two indices, and the duty ratios T_0 , T_1 , and T_2 of each vector are calculated to achieve V_{ref} .

The FC charge/discharge reference Q_{fc}^x is calculated, which is the result of comparing the FC voltage feedback v_{fc}^x with the FC voltage reference v_{fc}^* , in order to maintain the FC voltage at desired value. Q_x^* is calculated by the following equation:

$$Q_x^* = \begin{cases} 1 & \text{if } v_{fc}^x < v_{fc}^* \\ 0 & \text{if } v_{fc}^x = v_{fc}^* \text{ for } x \in \{u, v, w\} \dots \dots \dots (2). \\ -1 & \text{if } v_{fc}^x > v_{fc}^* \end{cases}$$

Q_x is calculated from the switching states and polarity of the x -phase output current i_x .

$$Q_x = \begin{cases} \text{sign}(i_x) & \text{if } (S_{x1}, S_{x2}) = (\text{OFF}, \text{ON}) \\ \text{sign}(i_x) & \text{if } (S_{x1}, S_{x2}) = (\text{ON}, \text{OFF}) \dots \dots \dots (3) \\ 0 & \text{other switching states} \end{cases}$$

The voltage vectors are extracted where Q_x^* and Q_x are equal in the FC of the most chargeable and dischargeable phase in Fig.




Fig. 5. Space vector diagram when FC voltage is unbalanced at 40% of DC voltage.

TABLE II. SWITCHING STATE AND PHASE VOLTAGE AT 40% FC VOLTAGE

State	S(S _{x1} , S _{x2} , S _{x3} , S _{x4})	V _x
0	S(0, 0, 1, 1)	0
1	S(0, 1, 0, 1)	0.4*V _{dc}
2	S(1, 0, 1, 0)	0.6*V _{dc}
3	S(1, 1, 0, 0)	V _{dc}

5. The background colors in Fig. 5 show the regions of maximum absolute phase current at load power factor 1; -30° to 30° and 150° to 210° are most chargeable and dischargeable for U-phase FC, 30° to 90° and 210° to 270° for V-phase FC, and 90° to 150° and 270° to 330° for W-phase FC.

After that, the three vectors V_0 , V_1 and V_2 are selected from the extracted voltage vectors that satisfy the following equation.

$$l_0 = \sqrt{(v_{0\alpha} - v_{\alpha}^*)^2 + (v_{0\beta} - v_{\beta}^*)^2} \dots \dots \dots (3)$$

$$l_1 = \sqrt{(v_{1\alpha} - v_{\alpha}^*)^2 + (v_{1\beta} - v_{\beta}^*)^2} \dots \dots \dots (4)$$

$$l_2 = \sqrt{(v_{2\alpha} - v_{\alpha}^*)^2 + (v_{2\beta} - v_{\beta}^*)^2} \dots \dots \dots (5)$$

$$L = l_0 + l_1 + l_2 \dots \dots \dots (6)$$

where $v_{0\alpha}$ and $v_{0\beta}$ are the coordinates of vector V_0 , $v_{1\alpha}$ and $v_{1\beta}$ are the coordinates of vector V_1 , $v_{2\alpha}$ and $v_{2\beta}$ are the coordinates of vector V_2 , and v_{α}^* and v_{β}^* are the coordinates of the voltage reference.

IV. EXPERIMENTAL RESULTS

The proposed unbalanced SVM is compared among the conventional CS-PWM and balanced SVM with the experimental setup, as shown in Fig. 1. Table 3 shows the parameters used in the experiments. When the unbalanced SVM method is applied, the FC voltage is managed at 40% of


the DC voltage, and the number of levels of line voltage increases, as shown in Fig. 6. When the CS-PWM method is applied, the line voltage shows the largest switching ripple component of the line voltage.

Fig. 7 shows the FFT analysis of the line voltage for each modulation scheme. As can be seen, the harmonics of the


TABLE III.

TABLE III. PARAMETERS OF EXPERIMENTAL


System parameter	Value
Switching devices	IGBT 2MBI 50N-060
DC source voltage (V_{dc})	300 V
Capacitor of DC bus (C_{dc})	4.7 mF
Flying capacitor	1.8 mF
Switching Freq. (f_{sw})	10 kHz
Output Freq. (f_{out})	50 Hz
Load resistance R	5.5 Ω
Load inductance L	346 μ H



(a)



(b)




(c)


Fig. 6. Experimental results of three modulation method. (a) CS-PWM

output voltage are centered on the switching frequency, i.e., 10 kHz. The harmonics amplitude of the switching frequency component is large when using the CS-PWM scheme, but it is reduced with the SVM method. Additionally, unbalancing the FC voltage reduces the harmonics sidebands by 18 points.


Fig. 8 shows the experimental results when the FC voltage is managed unbalanced and the output frequency is 250 Hz. The FC voltage is managed to unbalance at the desired value, and the output line voltage and current are regulated at 250 Hz well.



(a)



(b)



(c)

Fig. 7. FFT analysis results with three modulation schemes. (a) CS-PWM scheme. (b) Balanced SVM scheme. (c) Unbalanced SVM scheme.




Fig. 8. Experimental results at $f_{out} = 250$ Hz.




Fig. 9. The Experimental results when the FC voltage ratio is changed from 40% to 60% of DC voltage.

Fig. 9 shows the experimental results when the ratio of FC voltage is changed from 40% to 60% of the DC voltage during operation. The FC voltage is managed unbalanced at the desired value, increasing the number of output voltage levels.

V. LOSS ANALYSIS

A. Device Losses

Changing the ratio of the FC voltage may cause a thermal imbalance in the switching devices of the converter. For example, if the FC voltage is managed unbalanced using the proposed SVM scheme, the device voltage of S_{x1} and S_{x2} are different in Fig. 10. The switching losses of each device are expressed by the following equation.

$$P_{loss1} = \int_0^{T_{sw}} v_{ce1} i_c dt = \int_0^{T_{sw}} (V_{dc} - V_{fc}) i_c dt \dots\dots (7)$$

$$P_{loss2} = \int_0^{T_{sw}} v_{ce2} i_c dt = \int_0^{T_{sw}} V_{fc} i_c dt \dots\dots\dots (8)$$

where P_{loss1} , P_{loss2} are the switching losses of S_{x1} and S_{x2} , T_{sw} is the switching frequency, v_{ce1} , v_{ce2} is the collector emitter voltage of S_{x1} and S_{x2} , i_c is the collector current. The switching losses are different by FC voltage value, and the red area in Fig. 10 shows the difference in losses between S_{x1} and S_{x2} . Thermal imbalance among switching devices decreases the converter's lifespan and lowers its efficiency. In chapter 5, the switching losses of the devices in the three-phase FCC with the proposed SVM scheme that manages unbalanced FC voltage are analyzed in detail.

B. Analysis of Device Losses

The losses of the switching device are analyzed for three modulation schemes using the circuit simulator (PLECS) with parameters in Table 3. The analysis assumed the use of two two-in-one modules per phase in Fig. 1.

Fig. 11 shows the loss analysis results for each modulation scheme in the circuit. The losses are almost unvarying for each module by all modulation schemes.

Fig. 12 shows a comparison of the losses of the four devices in the regs. There is no variation in losses for either




Fig. 10. Device voltage and output current when FC voltage is maintained unbalanced.




Fig. 11. Loss and percentage by modules for each modulation scheme. (a) CS-PWM scheme. (b) Balancing SVM scheme. (c) Unbalancing SVM scheme.

IGBTs and diodes when using the CS-PWM scheme or the balanced SVM scheme. However, the proposed SVM scheme resulted in device loss variation of up to 0.6 W, primarily due to the switching losses of the IGBTs. The variations in diode conduction loss and IGBT conduction loss are minimal and tend to cancel each other out, so they do not significantly affect the total device losses. As a result, the total device loss variation due to change in the FC voltage ratio remains under 1 W (approximately 0.2% of total losses) and does not significantly contribute to the heat generated by the device, as demonstrated by this analysis.


VI. CONCLUSION

This paper proposes an SVM scheme for changing the ratio of FC voltage to achieve output voltage and current ripple reduction. The SVM scheme increases the voltage level from three to four without changing the circuit configuration of the three-level FCC, and the FC voltage is freely determined within a defined range based on the FC charge/discharge


reference. Voltage and current ripple is reduced by selecting the three closest vectors that manage the FC voltage. Experiments conducted on a 7-kW prototype validated the effectiveness of the proposed SVM scheme, as FFT analysis showed a significant reduction in the harmonics of the switching components. Additionally, loss analysis showed minimal variation in switching device losses due to changes in the FC voltage ratio. It means that thermal imbalance does not occur even when the proposed modulation is employed. This makes the proposed SVM scheme highly useful for improving converter efficiency and reliability without increasing hardware complexity.

REFERENCES


- [1] 1. S. Kouro et al., "Recent Advances and Industrial Applications of Multilevel Converters," in *IEEE Transactions on Industrial Electronics*, vol. 57, no. 8, pp. 2553-2580, Aug. 2010.
- [2] 2. L. Tan *et al*., "A Simplified Space Vector Modulation for Four-Level Nested Neutral-Point Clamped Inverters With Complete Control of Flying-Capacitor Voltages," in *IEEE Transactions on Power Electronics*, vol. 33, no. 3, pp. 1997-2006, March 2018.
- [3] 3. Zhaoyang Jin, Keiichiro Kondo, Front-End Design Optimization for Downsizing of Power Electronic Transformers in High-Speed Traction Applications Considering Different Modulation Strategies, *IEEE Journal of Industry Applications*, Article ID 24004655, Advance online publication September 06, 2024.
- [4] 4. M. Khazraei, H. Sepahvand, K. A. Corzine and M. Ferdowsi, "Active Capacitor Voltage Balancing in Single-Phase Flying-Capacitor Multilevel Power Converters," in *IEEE Transactions on Industrial Electronics*, vol. 59, no. 2, pp. 769-778, Feb. 2012.
- [5] 5. Resma Kalandar Kasim, Femi Robert, Performance Enhancement of an Integrated SiC JFET and GaN HEMT 5-kW T-Type Inverter for Vehicle-to-Grid and Grid-to-Vehicle Technology, *IEEE Journal of Industry Applications*, Article ID 24004484, Advance online publication September 13, 2024.
- [6] 6. Atsushi Chiba, Kenichiro Sano, Yushi Koyama, Kei Sekiguchi, Takahiro Ishiguro, and Daichi Suzuki, "DC Fault Ride-Through Control of Half-Bridge MMCs for the HVDC Grid with DC Circuit Breakers," *IEEE J. Industry Applications*, vol. 12, no. 3, pp. 281-288, 2023.
- [7] 7. C. Feng, J. Liang and V. G. Agelidis, "Modified Phase-Shifted PWM Control for Flying Capacitor Multilevel Converters," in *IEEE Transactions on Power Electronics*, vol. 22, no. 1, pp. 178-185, Jan. 2007.
- [8] 8. Jing Huang and K. A. Corzine, "Extended operation of flying capacitor multilevel inverters," in *IEEE Transactions on Power Electronics*, vol. 21, no. 1, pp. 140-147, Jan. 2006.
- [9] 9. N. Celanovic and D. Boroyevich, "A fast space vector modulation algorithm for multilevel three phase converters", *IEEE Trans. Ind. Appl.*, vol. 37, no. 2, pp. 637-641, Feb. 2001.
- [10] 10. S. Choi and M. Saeedifard, "Capacitor Voltage Balancing of Flying Capacitor Multilevel Converters by Space Vector PWM," in *IEEE Transactions on Power Delivery*, vol. 27, no. 3, pp. 1154-1161, July 2012.
- [11] 11. [J. Ebrahimi and H. Karshenas, "A New Modulation Scheme for a Four-Level Single Flying Capacitor Converter," in *IEEE Transactions on Industrial Electronics*, vol. 68, no. 3, pp. 1860-1870, March 2021.](<https://ieeexplore.ieee.org/document/9014540>)



(a)



(b)



(c)

Fig. 12. Loss and percentage by modules for each modulation method. (a) CS-PWM scheme. (b) Balancing SVM scheme. (c) Unbalancing at 40% of DC voltage.